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The main task of this final year project is to design a household 240VAC to 110VAC
voltage converter. This converter should be able to supply up to 400 Watts of power,
enough to power up a normal household appliances such as vacuum cleaner. A
voltage regulator must be included in the design to ensure the protection of any
household appliances that uses this converter. This is important to ensure user safety
when operating this converter and to protect the equipments that use this converter.
The idea of designing this particular converter is by combining an AC-to-DC
converter with a DC-to-AC inverter. Thus, the design must be reliable and efficient in
term of power conversion. The costof the design should be minimized since this type
of converter is available in the market but the price is quite expensive. The main
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Power processing hasalways been an essential feature for most electrical appliances.
Differences in voltage and current requirements for different applications have led to
design of dedicated power converters to meet those specific requirements. These
power conversion devices are widely available in the market. There are 4 types of
power conversion devices available in markets, which are AC-to-DC converter, DC-
to-AC converter, AC-to-AC converter and DC to DC converter.
1.1 Problem Statement
Alternate current (AC) source is the most commonly used as an electrical source to
power up most electrical appliances. In Malaysia, normal power source supplied by
Tenaga Nasional Berhad (TNB) is a single-phase 240V 50Hz. Even though the main
supply is from an AC source, some of electrical appliances have its own operating
current and temperature. Therefore, the AC supplysometimes need to be manipulated
to certain level or even rectify to direct current (IX) source to power up household
appliances.
Normal household appliances have a different operating current and voltage. The
main reason this 240VAC to 110VAC converter design is to satisfy the requirements
of those appliances, which rated at 110VAC. This converteroperatesat lower level of
current and voltage compare to normal power point available that supply 240VAC
with 13 Amperes of current. Lower current produce in this particular converter is to
ensure the safety of home user when operating those household appliances.
Since this type of converter is already available in the market, the main task is
basically to reduce cost consumption in designing this type of voltage converter. The
requirement in designing this converter is to be able to supply up to 400 Watts of
power with a regulator to protect the equipments from any damage. The main usage
of this converter is to power normal household appliances such as vacuum cleaner.
1.2 Project Objectives
The main objectives ofthisproject are:
• To design a reliable 240VAC to 110VAC converter.
• To minimize cost in this converter.
• To ensure the converter able to supply up to 400W.
13 Scope ofWork
This design involves several topics in power electronics field that need to be
concerned. This design includes simulating and designing a converter, which uses a
transformer as a voltage step up or step down and a combination of more than one
type of voltage converter. The limitation in conducting this project is basically cost,




Block diagram below shows the combination of AC-to-DC converter with DC-to-AC






2.1 AC-to-DC Converter (Rectifier)
Figure 1: Bridge Rectifier
Rectifier circuit is normally used in power supply design. There were 3 types of
AC-to-DC converter, which are half wave, full wave and bridge rectifier circuit. In
this particular design, bridge rectifier circuit is most widely used in AC-to-DC
converter. Figure 1 above shows the bridge rectifier circuit. In this rectifier circuit, a
regulator circuit needs to be used to ensure voltage stability for safety purpose.
2.2 DC to DC Converter (Regulator)
There are three types of DC-to-DC converter which are buck converter, boost











Figure 2: Buck Converter
Buck converter circuit is normally used to step down the dc voltage (V1N) in the
circuit by controlling the duty cycle, D of the switching devices. Buck converter




Figure 3: Boost Converter
Boost converter circuit is normally used to step up the dc voltage supply (Vin) in the
circuit by controlling the duty cycle, D of the switching devices. Boost converter







Figure 4: Buck Boost Converter
Buck Boost converter can perform either buck or boost operation with inverted
polarity at the output voltage. The performance of the circuit can be change by
controlling the switching devices duty cycle, D by using PWM controller.
2.3 DC-to-AC Converter (Inverter)
Inverter circuits have 3 types of configurations, which are biphase, half bridge and
full bridge. This kind of circuit use fixed source of DC to produce symmetrical AC
output voltages at fixed or variable frequency and magnitude. The frequency of the
AC output can be controlled by the switching speed of the inverter circuit. [2]
2.4 Transformer







Figure 2 shows the basic schematic symbol for the transformer. Note that it has two
windings, the primary and the secondary. The input voltage is applied to the primary
winding and the output voltage is taken from the secondary winding. The vertical
lines between the windings represent an iron core transformer. Since the flux is
constant for primary and secondary windings, the induced voltages will be




V t = Primary voltage
V2 = Secondary voltage
Nl = Primary turns
N2 ~- Secondary turns









• Establish design specification
• Generate alternatives
Preliminary design
• Model or analyze design
• Simulation and testing
Detailed design
Refine and optimize our model
3.1 PCB Design
MicroSim PCBoards was used to design a PCB layout. Then, the layout was
transferred to Gerber file before submitted to the lab technician for PCB fabrication.
CHAPTER 4
CONCEPTUAL DESIGN
For AC-to-DC side, bridge rectifier (as shown in Figure 1) was selected as the
suitable converter to be used in this project. For protection purposes, a fuse is added
to separate a direct contact between the AC source and the transformer.
Boost regulator circuit (as shown in Figure 3) was selected to be the most suitable
regulator in this project since this circuit can sustain high current. Previously, buck
boost regulator was chosen but due to difficulty to find inductor for the circuit, boost
converter was chosen in this project. The maximum and minimum current difference
between those two regulators made the boost converter more relevant to be used in
this project.
Figure 6: Half Bridge Inverter
A half bridge inverter circuit was chosen in this design. It was because this type of
inverter is suitable for low power design, which is categorized below 800W. [3]
PWM using IC was chosen to be use in this project. One of the suitable ICs for this
method was ICL8038. Below is one of the ICs that can be used as PWM.
$«* i* I $*
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Figure 7: ICL8038
Set Ra equal to Rb for a regular triangle wave (equal rising and falling edges). The
0.33frequency of the triangle wave is /
RAxC
The capacitor value should be chosen at the upper end of its possible range. The
waveform generator can be operated either from a single power supply (10V to 30V)
or a dual power supply (+/-5V to +/-15V). The triangle wave swings from 1/3 of the
supply voltage up to 2/3 of the supply voltage, so on a +12V single supply it would
swing from 4V to 8V. [6]


























The UC3825 provided closed loop operation through a proportional integral negative
feedback from the output bus voltage to provide output voltage regulation. Figure 9
outlines how the voltage divider feedback functions in the boost circuit except in a
simple form. R| and R2 were chosen such that Vout would be 5.1V. The PWM will
control the MOSFET by referring to the feedback in voltage mode. The value of Rt
and Ct will be chosen as frequency, / =
Rt x a
Vout
Figure 9: Voltage Divider
4.1 Calculation




Vo (no load) = Vset X 1.414 ci (Vmin) = Vo X1.414
Po = Vo XIL Fl (A) = (2 X I) / N (N = turns ratio)
Load (RL) = Vo / IL Vsec = Vo / 1.414
*1.1V voltage drop across bridge rectifier
V[.-V0x 1.414-1. IV
= 60x1.414-1.IV
= 83.75 V [5]










































































Simulation was done in both Electronic Workbench (EWB) and CADENCE PSpice.
Each circuit was simulated separately before combining all the circuits involve in the
design. Simulation in EWB was using a buck boost converter while the simulation in
CADENCE PSpice was using boost converter. The actual project design was using a
boost converter circuit as simulation with CADENCE PSpice.
5.1,1 Electronic Workbench (EWB)
Based on data obtain in calculation, a simulation was done by using EWB to ensure
the waveform of the output. Transformer was not used in this simulation since the
suitable transformer was not found in the components directory.









Figure 11: Buck Boost Converter Output (EWB)
Figure 10 shows the simulation done by using EWB. This simulation was done by
combining the rectifier circuit with the switching regulator circuit. From the
simulation, the output of the circuit was monitored using voltmeter and oscilloscope
(as shown in Figure 11).
Figure 12: Half Bridge Inverter Circuit (EWB)
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Figure 13: Half Bridge Inverter Output (EWB)
Figure 12 shows the simulation of a half bridge inverter circuit. The output of the
simulation wasobserved by using oscilloscope andmultimeter as shown in Figure 13.
S.l.2 CADENCE PSpice
Simulation was also done by using CADENCE PSpice to obtain accurate value of
output for each circuit and combination of all circuit. Figure 14 -21 shows the
simulation done by using CADENCEPSpice.
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FIGURE 14: Full Bridge Rectifier Circuit
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FIGURE 17: Boost Converter Output
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FIGURE 18: Half Bridge Inverter Circuit
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FIGURE 19: Half Bridge Inverter Output
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FIGURE 20: Combination Circuit
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Figure below showsthe layout of the Printed Circuit Board (PCB) as design by using
MicroSim PCBoards (as shown in Figure 22) and the actual PCB after fabrication (as
shown in Figure 23).
Figure 22: Software PCB Layout
Figure 23: Actual PCB Layout
21
Figure 24: Prototype Layout
5.3 Experimentation Setup




All those equipments as shown in Figure 25 were used to test the prototype. AC
power supply to represent AC output from main socket, function generator and dc
power supply to control the switching frequency and duty ratio for both power
MOSFET and BJT while oscilloscope was used to capture the output during the test.
Figure 26: Main circuit during testing
One function generator was used to trigger SW1 and the otheronewas used to trigger
SW2 and SW3. As SW2 and SW3 turn on alternately, an inverter was added to make
sure SW2 and SW3 did not turn ON and OFF at the same time.
23
Figure 27: Inverter circuit operation
A power BJT was used in the external circuit to invert the output from function
generator so that it can be used to trigger SW3. Output at resistor was captured and
compared with simulation output (as shown in Figure 28). Since the prototype does
not work perfectly, the circuit only produces output for a while before the inverter
circuit is damaged.
Figure 28: Output Comparison
24
5.4 Cost Analysis
Table 1: Cost Analysis




2 Power MOSFET IRFB23N15D I RM8.93
3 Power BJT TIP3055 2 RM2.50
4 Bridge Rectifier MB256 1 RM5.00
5 Capacitor
lOOOOuF, 80V 2 RM27.00
lOOOOuF, 100V 1 RM45.00
220uF,160V 1 RM4.60
6 Power Diode D411 1 RM29.19
7 Choke Inductor lmH, 15A 1 RM55.11
8 PWM Controller UC3825 1 RM 14.99
9 IC Waveform Generator ICL8038CCPD 2 RM27.86
10 Fuse 2A 1 RM0.35
Tota Price RM657.13
Comparing the price analysis with the product available in market, we can see the
difference. Normally product available in market cost more than RM1000 per unit.
Even though this cost analysis only include the main components without the
finishing works cost. The price is still considered cheaper since the voltage converter
circuit itself cost much lower than available product in market. This ensures that this





This project consists of three main circuits, which are rectifier circuit (AC-to-DC
conversion), regulator circuit (DC to DC conversion) and inverter circuit (DC-to-AC
conversion). Some of the components used in this power electronics circuit emit heat
during operation. Heat sink is needed for such components to reduce losses and
ensure safety of circuit operation. From literature review, these are a few components
that may produce heat during operation:
1) Transformer
2) Power transistor / MOSFET
3) Capacitor
This components should not be place next to each other to prevent extreme heat
transferred especially transformer and capacitor. It may damage the equipment or
even worse can cause explode the equipment. So the PCB needs to be checked before
soldering the components and before turning ON the circuit. The selections of
components were made by going through datasheet and by using the results of
simulation. From simulation the circuit should be working well. Since most of the
components needed to complete this project need to be ordered from overseas such as
UK and Singapore and the price for each component were quite expensive, some of
the components were not bought to complete this project. It was because of the cost
for this project has already exceeded the amount provided by UTP.
26
6.2 Conclusion
As a conclusion, it is possible to design a voltage converter that has the ability to
supply up to 400W based on calculation and simulation. Main objectives have not
been achieved successfully. Although it is possible to achieve in simulation, the
prototype built for this project was still not fully functional. This problem occurs due
to late components arrival and expensive cost for almost every component. The
prototype does not function as simulation because of some components that need to
be added in the actual circuit. The main challenge faced is the selection of suitable
components in terms of cost and performance. Cost of the product can also be
reduced by eliminating several components that is not critical in the circuit design.
This voltage converter has proven to be safer as compared to direct AC source as it is
isolated from the main source and the load. This will ensure that user will operate
electrical appliances safely as compared to direct AC source. Besides that, user can
directly used electrical appliances especially from United States by using the
240VAC to llOVAC converter without any modification to the equipment since
United States uses 110VAC as their main AC source.
27
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UL5Q6LCANADIAN NATIONAL STANDARD APFROYlD
GENERAL SPECIFICATION
Inputlinevoltage: see table.
Frequency: 50/60Hz. Operating Range47 ta 400Hz
Secondary voltage tolerance: Within 3%at normal input and U\ lead
Rash Tested at 4KV RMS.
Ambient plus temperature rise shouldnot exceed 105°C.
Leads 150 mm long ±5mm PVC insulated
Allow 4mmover fixing kit
INPUT LINE VOLTAGE TABLE
Single primary 11OV parinumber prefix "A"
Single primary 220V Pan number prefix'B"
Singleprimary 240V Part numberprefix *C"
Dual primary 120+120V Partnumber prefix "D"
Dual primary 110+110V Partnumber prefix "E"
Single primary 230V Part numberprefix "F"
Dual primary 115+15V Pan number prefix "H"
Arange of single primaries 220V. 230V, 240V isavailable fully IEC 742,
EN60/742, BS3535approved, see 5000rangedata sheet.
ORDERING CODE EXAMPLE
D 4 01Z












1 ; r • -!-•!
, 1 --J-1
! 3C 6+6 2.50 • 70 31 • 0.42
; 3o : £+9 1.67 70 31 0.42
! c-;;;.: ; 30 i 12+12 1.25 70 31 0.42
1 D4Q03 30 I 15+15 1.00 70 31 0.42 Fixing
f lU5o4 30 | 18+18 0.83 70 31 0.42 - Plate
LD4GC-' ! 30r I 22+22 0.68 70 31 0.42
D40GS 30 25+25 0.60 70 31 0.42
D4C07 30 30+30 0.50 70 31 0.42
D4010 60 9+9 3.33 88 id 0.85
04011 60 12+12 2.50 88 34 0.85
D4Q12 60 15+15 2.00 88 34 0.85
D4013 60 18+18 1.67 88 34 0.85
D4014 60 22+22 1.36 88 34 0.85 Rxing
D4015 60 25+25 1.20 88 34 0.85 Plate
D4016 60 30+30 1.00 88 34 0.85
D4Q17 60 110 0.55 88 34 0.85
D4018 60 220 0.27 88 34 0.85
D4019 60 240 0.25 88 34 0.85
D4020 100 12+12 4.17 91 43 1.20
D4Q21 100 15+15 3.33 91 43 1.20
' 1.20D4022 100 18+18 2.78 91 43
D4023 100 22+22 2.27 9! 43 1.20 Dished
Fixing
PlateD4024 100 25+25 2.00 91 43 1.20
D4925 100 30+30 1.67 91 43 1.20 M6 Screw
D4026 100 110 0.91 91 43 1.20
D4027 100 220 0.45 91 43 1.20
D4028 100 240 0.42 91 43 1.20
D4030 160 18+18 4.44 113 44 1.90
D4031 160 22+22 3.64 113 44 F 1.90
D4032 160 25+25 3.20 113 44 1.90
Dished
RxingD4033 160 30+30 2.67 113 44 1.90
D4034 160 35+35 2.29 113 44 1.90 PlateM6 Screw
04035 160 110 1.46 113 43 1.90
D4036 160 220 0.73 113 44 1.90
D4037 160 240 0.67 113 44 1.90
D4040 230 25+25 4.60 120 51 2.67
D4041 230 30+30 3.83 120 51 2.67
D4042 230 35+35 3.29 120 51 2.67 Dished
D4043 230 40+40 2.88 120 51 2.67 FixingPlate
D4044 230 110 2.09 120 51 2.67 M8 Screw
D4045 230 220. 1.05 120 51 2.67
D4046 230 240 0.96 120 51 2.67
D4050 330 25+25 6.60 133 51 3.30
D4051 330 30+30 5.50 133 52 3.30





D4053 330 40+40 4.13 133 52 3.30
04054 330 45+45 3.67 133 52 3.30
D4055 330 110 3.00 133 52 3.30
D4056 330 220 1.50 133 52 3.30
D4057 330 240 1.38 133 52 3.30





D4061 530 35+35 7.57 150 61 5.00
D4062 530 40+40 6.63 150 61 5.00
D4063 530 45+45 5.89 150 61 5.00
D4064 530 50+50 5.30 150 61 5.00
D4065 530 110 4.82 150 61 5.00
D4066 530 220 2.41 150 61 5.00









Windings may be connected in parallel orseries, li they are isolated from










Temperature rise above ambient at maximum recommended continuous
VA rating.
Load Temp. Iron Loss Copper Loss
VA Regulation % Rise °C W W
30 16 50 0.40 4.8
60 13 50 0.9 7.8
100 10 50 1.2 10
160 9 56 2.0 14.4
230 8 56 2.75 18.4
330 7 58 3.4 23
530 6 60 5.0 32
Should itbe preferable to operate the transformer at tower temperature
risewith improved regulation the following tableindicates temperature
rise whichcan be expected under continuous conditionsat lower
VA ratings
Derated VA Temperature
From To Regulation % Rise °C
30 20 11 25
60 50 10 35
100 75 8 35
160 120 6 35
230 175 6 35
330 250 5 35
530 400 4 40
^1 AVEL-TRANSFORMERS LTD
Internationa







• High frequency DC-DC converters
Benefits
• Low Gate-to-Drain Charge to Reduce
Switching Losses
• Fully Characterized Capacitance Including
Effective C0ss to Simplify Design, {See
App. NoteAN1001)
• Fully Characterized Avalanche Voltage
and Current
Absolute Maximum Ratings
VDSS RDS(on) max Id








lD @ Tc = 25X Continuous Drain Current, VGS @ 10V 23
AlD@Tc=100X Continuous Drain Current. VGs @ 10V 17
'dm Pulsed Drain Current © 92
PD@TA= 25X Power Dissipation © 3.8 W
PD @TC = 25X Power Dissipation 136
Linear Derating Factor 0.9 w/x
VGs Gate-to-Source Voltage ±30 V
dv/dt Peak Diode Recovery dv/dt ® 4.1 V/ns
Tj Operating Junction and -55 to + 175
XTsTG Storage Temperature Range
Soldering Temperature, for 10 seconds 300 (1.6mm from case )
Mounting torqe, 6-32 or M3 screw© 10lbf*in(1.1N*m)
Typical SMPS Topologies
• Telecom 48V input DC-DC Active Clamp Reset Forward Converter




Static @ Tj = 25°C (unless otherwise specified)
International
IOR Rectifier
Parameter Min. Typ. Max. Units Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage 150 — V VGs = 0V, lD = 250uA
AV(BR)OSs/ATj Breakdown Voltage Temp. Coefficient 0.18 C Reference to 25X, Id = 1mA




Q Vg:s = 10V, lD= 14A ©
VGS(ih) Gate Threshold Voltage V Vds = VGs, 'd = 250uA





VDS = 150V, VGs = 0V
Vcs = 120V, VGS = 0V, Tj = 150X
Vr,s - 30V
'gss
Gate-to-Source Forward Leakage 100
-i6"o"Gate-to-Source Reverse Leakage Vgs = -30V
Dynamic @ Tj = 25°C (unless otherwise s pecified)
Parameter Min. Typ. Max. jUnits Conditions
gis Forward Transconductance 11
56
S Vds = 25V, lD = 14A






Qgd Gate-to-Drain ("Milter") Charge 19 29 Vt,s = 10V, I-
td(on) Turn-On Delay Time __ 10
""32"
Vrjii = 75V
tr Rise Time -— 1;; - 14A
td(off) Turn-Off Delay Time —- 18 R, ; = 5.1U
tr Fall Time — 8.4
— ! Vgg = 10V ©
t-'tss Input Capacitance 1200 __ | VfjS = 0V
'-'OB? Output Capacitance 260
65 pF
Vds = 25V
Cfss Reverse Transfer Capacitance / = 1.0MHz&
'-'OSS Output Capacitance !1520 VGs = 0V, VDS = 1.0V, / = 1.0MHz
Cass Output Capacitance i?n — ; VGs = 0V, VDS = 120V, / - 1.0MHz
Vc,s = 0V, VDS = 0V to 120V©Cqss eff. Effective Output Capacitance 210
Avalanche Characteristics
Parameter Typ.
Eas Single Pulse Avalanche Energy^ —
Iar Avalanche Current® —




Rocs Case-to-Sink, Flat, Greased Surface 0.50

















Parameter Min. Typ. Max. Units Conditions
Is Continuous Source Current





p-n junction diode. s
Ism Pulsed Source Current
(Body Diode) © 92
VSD Diode Forward Voltage 1.3 V Tj = 25X, Is = 14A, VGS = 0V ©
trr Reverse Recovery Time —- 150 220 ns Tj = 25X, lF = 14A
di/dt = 100A/ps ©Qrr Reverse RecoveryCharge 0.8 1.2 uC
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Vq3 , Drain-to-Source Voltage (V)
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VGS, Gate-to-Source Voltage (V)
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VDS, Drain-to-Source Voltage (V)
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Tj, Junction Temperature (°C)
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QG, Total Gate Charge (r\C)
Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage






=z F--1- +- "—"• *?i us
——
V4" z:..:: S
,'*ra* 5T \ J
*



















Vps, Drain-to-Source Voltage (V)
1000








I '" _—\, _ _
0
25 50 75 100 125 150 17:
Tc , Case Temperature (°C)
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Fig 10b. Switching Time Waveforms
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ti, Rectangular Pulse Duration (sec)









Fig 12a. Undamped Inductive Test Circuit
V(BR)DS5
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Fig 12b. Undamped Inductive Waveforms
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Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
Current Regulator












Peak Diode Recovery dv/dt Test Circuit
D.U.T
Circuit Layout Consideration;
• Low Stray Inductance
• Ground Plane








dv/dt controlled by RG
Driver same type as D.U.T.
IS0 controlled by Duty Factor "D"



























* VGS - 5V for Logic Level Devices
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EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997














1. DIMENSIONING & TOLERANCING PER ANSI YH.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILUMETERS [INCHES}.

















D2Pak Tape & Reel Information
IRFB/IRFS/IRFSL23N15D
Notes:
© Repetitive rating: pulse width limited by
max. junction temperature.
© Starting T, = 25°C, L = 2.7mH
RG = 25Q, lAS= 14A.
® lSD ^ 14A, di/dt <240A/us, VDD <V(BR)0SS,
Tj< 175°C
© This is applied to D2Pak, when mounted on 1"square PCB ( FR-4 or G-10 Matenal ).




FEED DIRECTION t a5 t 073;
'£5(065!
1 ti [0631
1 50 I 0591
4 IC; 1611 | I
3.SC( 1ST) "1 !" |
! i , /
.1 60 ( 0631
" 1 SO {OSSj
! II i"|''7;






••(! '0 I 42l|
NOIiS
1. COMFORUSTO E'A-418
2 CONTROLLING DIMENSION MILLIVE'ER
Cfl DIMEHSiON MEASJREOg HUH








' r " . .i
_ 4 ?} : ii.,,
4 s: i .;»;i
UN
3(j J0 ,'1 IS/.
MAX
@ Pulse width < 300us; duty cycle < 2%.
D C0ss eff. is a fixed capacitance that gives the same charging time
as Coss while VDS is rising from 0 to 80% Vdss
© This is only applied to TO-220AB package
International
I«R Rectifier
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
IR EUROPEAN REGIONAL CENTER: 439/445 Godstone Rd, Whyteleafe. Surrey CR3 OBL, UK Tel: ++ 44 (0)20 86458000
IR CANADA: 15 LincolnCourt, Brampton. Ontario L6T3Z2. Tel: (905) 453 2200
IR GERMANY: Saalburgstrasse 157, 61350 Bad HomburgTel: ++49(0)6172 96590
IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 011 451 0111
IR JAPAN: K&H Bldg., 2F. 30-4 Nishi-lkebukuro 3-Chome, Toshima-Ku. Tokyo 171 Tel: 81 (0)3 3983 0086
IR SOUTHEAST ASIA: 1 Kim Seng Promenade. Great World City West Tower. 13-11, Singapore 237994 Tel: ++ 65 (0)838 4630
IRTAIWAN:16 Fl. Suite D 207, Sec. 2, Tun Haw South Road, Taipei, 10673 Tel-886-(0)2 2377 9936







ligh Speed PWM Controller
EATURES
Compatible with Voltage or Current Mode
Topologies
Practical Operation Switching Frequencies
to 1 MHz
50ns Propagation Delay to Output
High Current Dual Totem Pole Outputs
(1.5APeak)
Wide Bandwidth Error Amplifier
Fully Latched Logic with Double Pulse
Suppression
Pulse-by-Pulse Current Limiting
Soft Start / Max. Duty Cycle Control
Under-Voltage Lockout with Hysteresis
Low Start Up Current (1.1mA)
Trimmed Bandgap Reference (5.1V ±1%)
LOCK DIAGRAM
DESCRIPTION
The UC1825 family of PWM control ICs is optimized for high fre
quency switched mode power supply applications. Particular care
was given to minimizing propagation delays through the comparators
and logic circuitry while maximizing bandwidth and slew rate of the
error amplifier. This controller is designed for use in either current-
mode or voltage mode systems with the capability for input voltage
feed-forward.
Protection circuitry includes a current limit comparator with a 1V
threshold, a TTL compatible shutdown port, and a soft start pin which
will double as a maximum duty cycle clamp. The logic is fully latched
to provide jitter free operation and prohibit multiple pulses at an out
put. An under-voltage lockout section with 800mV of hysteresis as
sures low start up current. During under-voltage lockout, the outputs
are high impedance.
These devices feature totem pole outputs designed to source and
sink high peak currents from capacitive loads, such as the gate of a











































3S0LUTE MAXIMUM RATINGS (Note
ipplyVoltage(Pins13, 15)




ins 1,2, 7) -0.3V to 7V
in 8, 9) -0.3V to 6V
Dck Output Current (Pin 4) -5mA
ror AmplifierOutput Current (Pin 3) 5mA
.ft Start Sink Current (Pin 8) 20mA
;ciltator Charging Current (Pin 5) -5mA
iwer Dissipation 1W
orage Temperature Range -65°C to +150CC
ad Temperature (Soldering, 10 seconds) 300°C
)fe 1: Ail voltages are with respect to GND(Pin 10); all cur-
its are positive into, negative out of part; pin numbers refer to
L-16 package.
ite 3: Consult Unitrode Integrated Circuit Databook for ther-
3/ limitations and considerations of package.
OIC-16 (Top View)
W Package
invLT <u H] Vref5.1V
Nt[I llJVcc
E/A Outf£ liJOut B
Clock[T 13] vc
Rt[T liJPwr Gnd







DIM 6 (Top View)




E/A Out JV u]oui e
Clock [T 13] vc
rt[T 7£JpWr Gnd
Ct{T jTjOut A
Ra.iip \7_ 10] Gnd
Soft Start [~fT TjlLIM/SD
PLCC-20 & LCC-20
(Top View)
Q & L Packages


































_ECTRICAL CHARACTERISTICS: Unless otherwise stated,these specifications apply for, Rt = 3.65k, Ct = 1nF, Vcc






MIN TYP MAX MIN TYP MAX UNITS
eference Section
Output Voltage Tj = 25°C, lo=1mA 5.05^ 5.10 5.15 5.00 5.10 5.20 V
Line Regulation 10V < Vcc < 30V 2 20 2 20 mV
Load Requlation 1mA<lo< 10mA 5 20 5 20 mV
Temperature Stability* Tmin < Ta < Tmax 0.2 0.4 0.2 0.4 mV/°C
Total Output Variation* Line, Load, Temperature 5.00 5.20 4.95 5.25 V
Output Noise Voltage* 10Hz<f< 10kHz 50 50 uV
Long Term Stability* TJ = 125°C, 1000hrs. 5 25 5 25 mV
Short Circuit Current Vref = 0V -15 -50 -100 -15 -50 -100 mA
scitlator Section
Initial Accuracy* Tj = 25°C 360 400 440 360 400 440 kHz
Voltage Stability* 10V < Vcc < 30V 0.2 2 0.2 2 %
Temperature Stability* Tmin < Ta < Tmax 5 5 %






Unless otherwise slaied,these specifications apply for, Rt = 3.65k, Ct
= 1nF, Vcc = 15V, -55°C<Ta<1 25°C forthe UC1825, -40°C<Ta<85°Cfor the





MIN TYP MAX MIN TYP MAX UNITS
scillator Section (cont.)
Clock Out Hiqh 3.9 4.5 3.9 4.5 V
Clock Out Low 2.3 2.9 2.3 2.9 V
Ramp Peak* 2.6 2.8 3.0 2.6 2.8 3.0 V
Ramp Valley* 0.7 1.0 1.25 0.7 1.0 1.25 V
Ramp Valley to Peak* 1.6 1.8 2.0 1.6 1.8 2.0 v
rror Amplifier Section
Input Offset Voltage 10 15 mV
input Bias Current 0.6 3 0.6 3 MA
Input Offset Current 0.1 1 0.1 1 LlA [
Open Loop Gain 1V<Vo<4V 60 95 60 95 dB
CMRR 1.5V<Vcm<5.5V 75 95 75 95 dB
PSRR 10V < Vcc < 30V 85 110 85 110 dB
Output Sink Current VPIN3 = 1V 1 2.5 1 2.5 mA
Output Source Current Vpin 3 = 4V -0.5 -1.3 -0.5 -1.3 mA
Output Hiqh Voltage Ipin 3 = -0.5mA 4.0 4.7 5.0 4.0 4.7 5.0 V
Output Low Voltage Ipin 3 = 1mA 0 0.5 1.0 0 0.5 1.0 V
Unity Gain Bandwidth* 3 5.5 3 5.5 MHz
Slew Rate* 6 12 6 12 V/us
WM Comparator Section
Pin 7 Bias Current Vpin i - 0V -1 -5 -1 -5 jiA
Duty Cycle Range 0 80 0 85 %
Pin 3 Zero DC Threshold Vpin i = OV 1.1 1.25 1.1 1.25 V
Delay to Output* 50 80 50 80 ns
oft-Start Section
Charge Current Vpin e = 0.5V 3 9 20 3 9 20 uA
Discharge Current Vpin 8 = 1V 1 1 mA
urrent Limit / Shutdown Section
Pin 9 Bias Current 0 < VpiN9<4V 15 10 pA
Current Limit Threshold 0.9 1.0 1.1 0.9 1.0 1.1 V
Shutdown Threshold 1.25 1.40 1.55 1.25 1.40 1.55 V
Delay to Output 50 80 50 80 ns
lutput Section
Output Low Level Iout = 20mA 0.25 0.40 0.25 0.40 V
Iout = 200mA 1.2 2.2 1.2 2.2 V
Output High Level IOUT = -20mA 13.0 13.5 13.0 13.5 V
Iout = -200mA 12.0 13.0 12.0 13.0 V
Collector Leakaqe Vc = 30V 100 500 10 500 uA
Rise/Fall Time* CL = 1nF 30 60 30 60 ns
nder-Voltage Lockout Section
Start Threshold 8.8 9.2 9.6 8.8 9.2 9.6 V
UVLO Hysteresis 0.4 0.8 1.2 0.4 0.8 1.2 V
upply Current Section
Start Up Current Vcc = 8V 1.1 2.5 1.1 2.5 mA
ICC Vpin 1, Vpin 7, Vpin 9 = OV; Vpin 2 = 1V 22 33 22 33 mA
fhis parameternot 100% tested inproduction butguaranteed by design.
inted Circuit Board Layout Considerations
jh speed circuits demand careful attention to layout
j component placement. To assure proper performance
the UC1825 follow these rules: 1) Use a ground plane.
Damp or clamp parasitic inductive kick energy from the
te of driven MOSFETs. Do not allow the output pins to





Schottky diode at the output pin will serve this purpose. 3)
Bypass Vcc, Vc, and Vref. Use 0.1pF monolithic ceramic
capacitors with low equivalent series inductance. Allow
less than 1 cm of total lead length for each capacitor be
tween the bypassed pin and the ground plane. 4) Treat


























Unity Gain Slew Rate
V) 3












* A small filter may be required to
suppress switch noise.
;ciliator Circuit
Timing Resistance vs Frequency
nchronized Operation















Deadtimevs CT(3k< Rt< 100k)






















>rward Technique for Off-Line Voltage Mode Application
snstant Volt-Second Clamp Circuit
The circuit shown here will achieve a constant volt-sec
ond product clamp over varying input voltages. The
ramp generator components, RT and Cr are chosen so
that the ramp at Pin 9 crosses the 1V threshold at the
same time the desired maximum volt-second product
is reached. The delay through the functional nor block
must be such that the ramp capacitor can be com
















































































This test fixture is useful for exercising many of the As with any wideband circuit, careful grounding and by-
JC1825's functions and measuring their specifications. pass procedures should be followed. The use of a
ground plane is highly recommended.
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e ICL8038 waveform generator is a monolithic integrated
:uit capable of producing high accuracy sine, square,
ingular, sawtooth and pulse waveforms with a minimum of
ernal components. The frequency (or repetition rate) can
selected externally from 0.001Hz to more than 300kHz
ng either resistors or capacitors, and frequency
idulation and sweeping can be accomplished with an
ernal voltage. The ICL8038 is fabricated with advanced
molithic technology, using Schottky barrier diodes and thin
i resistors, and the output is stable over a wide range of
nperature and supply variations. These devices may be
arfaced with phase locked loop circuitry to reduce














































7998 File Number 2864.?
Features
• Low Frequency Drift with Temperature 250ppm/°C
• Low Distortion 1% (Sine Wave Output)
• High Linearity 0.1% (Triangle Wave Output)
• Wide Frequency Range 0.001 Hz to 300kHz
• Variable Duty Cycle 2% to 98%
• High Level Outputs TTL to 28V
• Simultaneous Sine, Square, and Triangle Wave
Outputs


























CAUTION These devices are sensitive to eleclrostatic discharge: follow proper IC Handling Procedures
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
ICL8038
)Solute Maximum Ratings
pplyVoltage (V-to V+) 36V
iutVoltage (AnyPin) V- to V+
nitCurrent (Pins 4 and 5) 25mA
tput Sink Current (Pins 3 and 9) 25mA
aerating Conditions
nperature Range
CL8038AC, ICL8038BC, ICL8038CC 0°C to 70°C
Thermal Information
Thermal Resistance (Typical, Note 1) 0JA (°C/W) 0JC (°C/W)
CERDIP Package 75 20
PDIP Package 115 N/A
Maximum junction Temperature (Ceramic Package) 175°C
Maximum Junction Temperature (Plastic Package) 150°C
Maximum Storage Temperature Range -65°C to 150°C
Maximum LeadTemperature (Soldering 10s) 300°C
Die Characteristics
Back Side Potential V-
UTION: Stresses above those listed in 'Absolute Maximum Ratings" maycause permanent damage to thedevice- This is a stressonly rating andoperation of the
•ice at these oranyotherconditions above those indicated in theoperational sections of this specification is notimplied.
)TE:
. 9ja is measured with the component mounted on an evaluation PC board in free air.
ectricai Specifications Vsupply =±10y or +20V, T^ =25°C, Rl - 10kll, Test Circuit Unless Otherwise Specified
ICL8038BC ICL8038AC
PARAMETER







V+, V- | Dual Supplies
jpply Current 'supply IVSUPpLY-±10V
i {Note 2)
REQUENCY CHARACTERISTICS (All Waveforms)
ax. Frequency of Oscillation f^AX





































































Saturation Voltage VSAT 'sink = 2mA - 0.2 0.5 - 0.2
180
0.4 - • 0.2 0.4 V
Rise Time tR RL = 4.7kii - 180 - - - J 180 - ns
Fall Time tF RL = 4.7kD - 40 - - 40 - - j 40i
2 ; -
ns
Typical Duty Cycle Adjust
(Note 6)














Linearity - 0.1 - - 0.05 - - ; 0.05 - % |









j 1CL8033CC IC LS038BC ICL8038AC
UNITSPARAMETER | MIN TYP MAX MIN TYP MAX MIN TYP MAX
ine Wave










0.2 j 0.22 . 0.2 0.22 . *VSUPPLY
THD THD Rs = 1MQ
(Note 4)






THD Adjusted THD Use Figure 4 i " I 1-5 | " - 1.0i - - 0.8 - %
DTES:
:. RA and Rr currents not included.
• ^SUPPLY = 20V; RAand Rr = 10kii, f = 10kHz nominal; can be extended 1000 to 1. See Figures 5A and 58.
. 82kii connected between pins 11 and 12, Triangle Duty Cycle set at 50%. (Use Ra and Rq.)
'. Figure 1, pins 7 and 8 connected, VgyppLY - ±10V. See Typical Curves for T.C. vs V3uppLy
'. Not tested, typical value for design purposes only.
;st Conditions





I0ki"i 3.3nF Closed Current Into Pin 6
weep FM Range (Note 7) lOkii 3.3nF Open Frequency at Pin 9




lOkii 3.3nF Closed Frequency at Pin 3
requency Driftwith Supply Voltage (Note 8) 10kS2 3.3nF Closed Frequency at Pin 9








i0kn 3.3nF Closed Pk-Pk Output at Pin 2
Triangle 10M2 3.3nF Closed Pk-Pk Output at Pin 3
3akage Current (Off) {Note 9) 3.3nF Closed Current into Pin 9




Output (Low) at Pin 9
ise and Fall Times (Note 11) Tlkil 10ki2 4.7ki} Waveform at Pin 9
uty Cycle Adjust {Note 11)




Waveform at Pin 9
Min ~25kii 50kn 10kD
10kiJ
Waveform at Pin 9
riangle Waveform Linearity 10WJ 10kii 3.3nF Closed Waveform at Pin 3
Dial Harmonic Distortion 10kQ 10ki3 10kii 3.3nF Closed Waveform at Pin 2
)TES:
. The hi and lo frequencies can be obtained by connecting pin 8 to pin 7 (im) and then connecting pin 8 to pin 6 {f(_o)
Voltage at pin 8 ( 1% Vsupply +2V) < VgvvEEP - VgupptY where VgijppLY's ^e 'ota' supply voltage. In Figure 5B,
5.3V and 10V with respect to ground.
. 10V SV+< 30V, or ±5V £ VSUpPLY £ ±15V.
. Oscillation can be halted by forcing pin 10 to +5V or -5V.
. Output Amplitude is tested under static conditions by forcing pin 10 to 5V then to -5V.
. Not tested; for design purposes only.
intersil
. Otherwise apply Sweep




















FIGURE 1. TEST CIRCUIT
T~> T it. £
FLIP-FLOP
ppHcatlOn Information (See Functional Diagram)
external capacitor C is charged and discharged by two
rrent sources. Current source #2 is switched on and off by a
i-flop, while current source #1 is on continuously. Assuming
it the flip-flop is in a state such that current source #2 is off,
d the capacitor is charged with a current I, the voltage
ross the capacitor rises linearly with time. When this voltage
aches the level of comparator #1 (set at 2/3 of the supply
tage), the ftip-flop is triggered, changes states, and
eases current source #2. This current source normally





net-current Iand the voltage across it drops linearly with time.
When it has reached the level of comparator #2 (set at 1/3 of
the supply voltage), the flip-flop is triggered into its original
state and the cycle starts again.
Four waveforms are readily obtainable from this basic
generator circuit. With the current sources set at I and 21
respectively, the charge and discharge times are equal. Thus
a triangle waveform is created across the capacitor and the
flip-flop produces a square wave. Both waveforms are fed to
buffer stages and are available at pins 3 and 9.
ICLS03S
e levels of the current sources can, however, be selected
;r a wide range with two external resistors. Therefore, with
s two currents set at values different from I and 21, en
,fmmetrical sawtooth appears at Terminal 3 and pulses
h a duty cycle from less than 1% to greater than 99% are
ailable at Terminal 9.
e sine wave is created by feeding the triangle wave into a
ilinear network (sine converter). This network provides a
creasing shunt impedance as the potential of the triangle
ives toward the two extremes.
iveform Timing
e symmetry of all waveforms can be adjusted with the
.ernal timing resistors. Two possible ways to accomplish
s are shown in Figure 3. Best results are obtained by
sping the timing resistors R^ and Rq separate (A). Ra,
itrols the rising portion of the triangle and sine wave and
'. 1 state of the square wave.
e magnitude of the triangle waveform isset at V3




Ti;e falling portion of the triangle and sine wave and the 0
state of the square wave is:




1 V,2(022 'SUPPLY 022VSUPPLY 0.66(2RA-RB)
Rf R,
Thus a 50% duty cycle is achieved when R^ = Rb-
Ifthe duty cycle is to be varied over a small range about 50%
only, the connection shown in Figure 3B is slightly more
convenient. A 1k£i potentiometer may not allow the duty cycle
to be adjusted through 50% on all devices. Ifa 50% duty cycle
is required, a 2k£l or 5kU potentiometer should be used.
With two separate timing resistors, the frequency is given by:







or, ifRA = RB = R
f - ~ (for Figure 3A)
KG
FIGURE 2A. SQUARE WAVE DUTY CYCLE - 50% FIGURE 2B. SQUARE WAVE DUTY CYCLE - 80%





o V- OR GND
FIGURE 3A. FIGURE 3B.





ither time nor frequency are dependent on supply voltage,
in though none of the voltages are regulated inside the
^grated circuit. This is due to the fact that both currents
i thresholds are direct, linear functions of the supply
tage and thus their effects cancel.
iducing Distortion
minimize sine wave distortion the 82k£i resistor between
s 11 and 12 is best made variable. With this arrangement
tortion of less than 1% is achievable. To reduce this even
ther, two potentiometers can be connected as shown in
lure 4; this configuration allows a typical reduction of sine




IGURE 4. CONNECTION TO ACHIEVE MINIMUM SINE WAVE
DISTORTION
tlecting R&, Rb and C
r any given output frequency, there is a wide range of RC
mbinations that will work, however certain constraints are
iced upon the magnitude of the charging current for
timum performance. At the low end, currents of less than
A are undesirable because circuit leakages will contribute
mificant errors at high temperatures. At higher currents
* 5mA), transistor betas and saturation voltages will
ntribute increasingly larger errors. Optimum performance
I, therefore, be obtained with charging currents of 10|iA to
lA. Ifpins 7 and 8 are shorted together, the magnitude of
; charging current due to R^ can be calculated from:
R1X<V+ "V-> ± = 0.22(V+-V-)
<Rr+R2> Xra" RA
Rl and R2 are shown in the Detailed Schematic.
A similar calculation holds for Rq.
The capacitor value should be chosen at the upper end of its
possible range.
Waveform Out Level Control and Power Supplies
The waveform generator can be operated either from a
single power supply (10V to 30V) or a dual power supply
(±5Vto ±15V). With a single power supply the average levels
of the triangle and sine wave are at exactly one-half of the
supply voltage, while the square wave alternates between
V+ and ground. A split power supply has the advantage that
all waveforms move symmetrically about ground.
The square wave output is not committed. A load resistor
can be connected to a different power supply, as long as the
applied voltage remains within the breakdown capability of
the waveform generator (30V). In this way, the square wave
output can be made TTL compatible (load resistor
connected to +5V) while the waveform generator itself is
powered from a much higher voltage.
Frequency Modulation and Sweeping
The frequency of the waveform generator is a direct function
of the DC voltage at Terminal 8 (measured from V+). By
altering this voltage, frequency modulation is performed. For
small deviations (e.g. ±10%) the modulating signal can be
applied directly to pin 8, merely providing DC decoupling
with a capacitor as shown in Figure 5A. An external resistor
between pins 7 and 8 is not necessary, but it can be used to
increase input impedance from about 8kQ (pins 7 and 8
connected together), to about (R + 8kQ).
For larger FM deviations or for frequency sweeping, the
modulating signal is applied between the positive supply
voltage and pin 8 (Figure 5B). In this way the entire bias for
the current sources is created by the modulating signal, and
a very large (e.g. 1000:1) sweep range is created (f = 0 at
VSWeep ~ u)- Care must be taken, however, to regulate the
supply voltage; in this configuration the charge current is no
longer a function of the supply voltage (yet the trigger
thresholds still are) and thus the frequency becomes
dependent on the supply voltage. The potential on Pin 8 may
be swept down from V+ by (V3 VsuppLy - 2V).
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
<rsil semiconductor products aresoldbydescription only Intersil Corporation reserves theright tomake changes incircuit design and/or specifications atanytime with-
notice Accordingly thereader is cautioned to verify that data sheets arecurrent before placing orders. Information furnished byIntersil is believed tobe accurate and
ibte. However, noresponsibility is assumed by Intersil oritssubsidiaries for itsuse;nor for anyinfringements ofpatents orother rights of third pariies which may result
n rtsuse. No license is granted byimplication orotherwise under anypatentorpatent rights of Intersil oritssubsidiaries.




o V- OR GND





<j V- OR GND
FIGURE 5B. CONNECTIONS FOR FREQUENCY SWEEP
FIGURE 5.
/picaI Applications
ie sine wave output has a relatively high output impedance
<£i Typ). The circuit of Figure 6 provides buffering, gain
d amplitude adjustment. A simple op amp follower could
jo be used.
oV+
FIGURE 6. SINE WAVE OUTPUT BUFFER AMPLIFIERS
inteisil
With a dual supply voltage the external capacitor on Pin 10 can
be shorted to ground to halt the ICL8038 oscillation. Figure 7
shows a FET switch, diode ANDed with an input strobe signal




y _, _- +15V(+10V)
— U -15V(-10V)
FIGURE 7. STROBE TONE BURST GENERATOR
To obtain a 1000:1 Sweep Range on the ICL8038 the
voltage across external resistors R^ and Rg must decrease
to nearly zero. This requires that the highest voltage on
control Pin 8 exceed the voltage at the top of Ra, and R& by a
few hundred mV. The Circuit of Figure 8 achieves this by
using a diode to lower the effective supply voltage on the
ICL8038. The large resistor on pin 5 helps reduce duty cycle
variations with sweep.
The linearity of input sweep voltage versus output frequency




















































































FIGURE 10. LINEAR VOLTAGE CONTROLLED OSCILLATOR
>e in Phase Locked Loops
high frequency stability makes the ICL8038 an ideal
ilding block for a phase locked loop as shown in Figure 9.
this application the remaining functional blocks, the phase
tector and the amplifier, can be formed by a number of
ailable ICs (e.g., MC4344, NE562).
order to match these building blocks to each other, two
ips must be taken. First, two different supply voltages are
ed and the square wave output is returned to the supply of
i phase detector. This assures that the VCO input voltage
I not exceed the capabilities of the phase detector. If a
laller VCO signal is required, a simple resistive voltage
ider is connected between pin 9 of the waveform
nerator and the VCO input of the phase detector.
inter*!I
Second, the DC output level of the amplifier must be made
compatible to the DC level required at the FM input of the
waveform generator (pin 8, 0.8V+). The simplest solution here
is to provide a voltage divider to V+ (R-j, R2 as shown) ifthe
amplifier has a lower output level, or to ground if its level is
higher. The divider can be made part of the low-pass filter.
This application not only provides for a free-running
frequency with very low temperature drift, but is also has the
unique feature of producing a large reconstituted sinewave
signal with a frequency identical to that at the input.
For further information, see Intersil Application Note AN013,
"Everything You Always Wanted to Know About the ICL8038".
SCLS038
efinition of Terms
pply Voltage (Vsupply)- Tne total supply voltage from
toV-.
pply Current. The supply current required from the
wer supply to operate the device, excluding load currents
i the currents through R/\ and Rg.
jquency Range. The frequency range at the square wave
!put through which circuit operation is guaranteed.
'eep FM Range. The ratioof maximum frequency to
timumfrequency which can be obtained by applying a
eep voltage to pin 8. For correct operation, the sweep
tage should be within the range:





















-50 -25 0 25
TEMPERATURE (°C)
75
FIGURE 13. FREQUENCY vs TEMPERATURE
inteikil
125
FM Linearity. The percentage deviation from the best fit
straight line on the control voltage versus output frequency
curve.
Output Amplitude. The peak-to-peak signal amplitude
appearing at the outputs.
Saturation Voltage. The output voltage at the collector of
Q23 when this transistor is turned on. It is measured for a
sink current of 2mA.
Rise and Fall Times. The time required for the square wave
output to change from 10% to 90%, or 90% to 10%, of its
final value.
Triangle Waveform Linearity. The percentage deviation
from the best fit straight line on the rising and falling triangle
waveform.
Total Harmonic Distortion. The total harmonic distortion at
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TIP2955
TIP3055
COMPLEMENTARY SILICON POWER TRANSISTORS
m STMicroelectronics PREFERRED
SALESTYPES
. COMPLEMENTARY PNP - NPN DEVICES
DESCRIPTION
The TIP3055 is a silicon Epitaxial-Base Planar
NPN transistor mountend in TO-218 plastic
package. It is intented for power switching
circuits, series and shunt regulators, output
stages and hi-fi amplifiers.
The complementary PNP type is the TIP2955.
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
PNP TIP2955
NPN TIP3055
VcBO Collector-Base Voltage (lE - 0) 100 V
VcEO Collector-Emitter Voltage (Ib = 0) 60 V
lc Collector Current 15 A
Ib Base Current 7 A
Ptot Total Dissipation at Tc < 25 °C 90 W
Tstg Storage Temperature -65 to 150 °C
Tj Max. Operating Junction Temperature 150 °C




Rthj-case Thermal Resistance Junction-case Max 1.4 >C/W
ELECTRICAL CHARACTERISTICS (Tease = 25 °C unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
IcEX Collector Cut-off
Current (Vbe = -1.5V)
VCE= 100 V






Current (lB = 0)
VCE = 30 V 0.7 mA
Iebo Emitter Cut-off Current
(lc = 0)




lc - 30 mA 60 V
VcE(sal)* Collector-emitter
Saturation Voltage






Vbe* Base-emitter Voltage Ic = 4 A VCe = 4 V 1.8 V
hFE* DC Current Gain lc = 4A vCE - 4 V




hfe Small Signal Current
Gain
Ic = 1 A Vce = 10 V f = 1 KHz 15






Ic = 6 A lBi = - Ib2 = 0.6 A




* Pulsed: Pulse duration = 300 jjis, duly cycle 1.5 %
For PNP type, voltage and current value are negative.
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TIP2955/TIP3055
TO-218 (SOT-93) MECHANICAL DATA
DIM.
mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.7 4.9 0.185 0.193
C 1.17 1.37 0.046 0.054
D 2.5 0.098
E 0.5 0.78 0.019 0.030
F 1.1 1.3 0.043 0.051
G 10.8 11.1 0.425 0.437
H 14.7 15.2 0.578 0.598
L2 _ 16.2 - 0.637
L3 18 0.708
L5 3.95 4.15 0.155 0.163
L6 31 1.220
R _ 12.2 - 0.480
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